We present a scheme to upgrade the CMS HCAL front-end electronics in the second long shutdown to upgrade the LHC (LS2), which is expected to occur around 2018. The HCAL electronics upgrade is required to handle the major instantaneous luminosity increase (up to 5 * 10 34 cm -2 s -1
Introduction
The CMS Hadron Calorimeter [1] is comprised of four distinct subdetectors: the Barrel (HB), the Endcap (HE), the Outer Barrel (HO), and the Forward (HF). The HB, HE, and HO subdetectors are scintillator sampling calorimeters with embedded wavelength shifting fibers (WLS). The fibers from the sampling layers are optically ganged together to form towers whose light is detected by photosensors. The HCAL front-end electronics sits on the detector and must operate in a 4-tesla field (for HB/HE). Hybrid photodiodes (HPDs) were initially used as the photo-sensors.
The electrical current from a photo-sensor is digitized with a dead-timeless custom ADC operating at 40 MHz. Data from several channels are serialized and sent off the detector via Vertical Cavity Surface Emitting Laser Diodes (VCSELs) onto digital fibers. [1, 2] This article will focus on an upgrade scenario for the HB and HE readout electronics chain.
The upgrade plan includes replacing HPDs with multi-pixel avalanche photo-diode arrays (also called Silicon PMTs or SiPMs). The ADC will also be redesigned in order to accommodate a wider dynamic range and to provide timing information. The transmission speed for the upgraded electronics will increase from 1.6 Gbps to 4.8 Gbps to deal with the higher data volumes from the increased channel count. The backend will be based on a new readout architecture (µ−TCA [3] ) that allows for high-speed data transmission and greater flexibility in data processing and filtering.
Upgraded LHC Environment
The luminosity upgrades for the Large Hadron Collider (LHC) accelerator at CERN will be done in stages. The long shutdowns, (LS1, LS2, and LS3), allow incremental upgrades to the accelerator complex that result in peak luminosities of up to 5x10 34 cm -2 s -1 with an expected total integrated luminosity delivered of ~3000 fb -1 . The shutdowns are expected to last from 8 months to 2 years and are currently scheduled to occur periodically after 2-3 years of full-time physics running. LS1 is scheduled for 2013-14, LS2 in 2018-19, and LS3 for sometime after 2021.
The HCAL upgraded electronics will be installed in LS2. The corresponding radiation exposure for the HCAL electronics is expected to be a factor of 10 more than the current electronics was tested to survive. To allow for appropriate safety margins, the electronics will need to be radiation hard to the 1E13 n/cm 2 and 10-30 krad levels.
Physics Motivation
High luminosity conditions require improvements to the HCAL detector in order to maintain performance. In the current detector, most regions of HB have towers with one-depth segmentation. Energy leaking from the electromagnetic calorimeter will damage the inner layers of the HCAL decreasing its response. Adding depth segmentation to the calorimeter towers, at minimum a "Layer 0" forward compartment and a rear compartment, will help improve the energy resolution of the detector. It will also allow the low E T energy leakage from ECAL to be separated from the high E T particle flow from jets.
Lepton isolation triggering will be very challenging in LHC high luminosity conditions. At a luminosity of 10 35 cm -2 s -1 with the current HCAL detector design, isolation criteria are insufficient to reduce the Level 1 single electron trigger rate. Current estimates are a 5kHz rate at an E T trigger threshold of 20 GeV. Simulations have shown that by removing "Layer 0" from the HCAL tower sum, the background rejection is improved. Placing "Layer 0" in a separate depth segment will allow this possibility.
Higher luminosity will cause severe pile-up conditions. An estimated 200 minimum bias events per crossing (25ns) are expected. In order to reject this out-of-time energy, improved timing and pulse shape information is required. The time resolution for the current detector is determined by looking at the shape of the pulse integrated over a 25ns time sample. Pile-up will severely limit this timing technique. The minimum requirement for the new electronics is to include TDC information to reject out-of-time events.
The HCAL Front-end Upgrade Design
One goal of upgrading the HCAL sub-detector is to add longitudinal depth segmentation information to achieve better lepton isolation and to improve background rejection. one possible layering scenario for HCAL. The colors indicate the depths for the HCAL towers; in this design, HB has 3 depth segmentations, with interleaved layers for the rear compartment that go to 2 SiPMs that are electrically summed together into a single readout channel. This design adds redundancy in case of an SiPM failure, reduces the required dynamic range of the SiPM, and requires only 3 times the number of front-end channels. Schedule and fiscal constraints limit the upgrade design to reusing much of the existing infrastructure (readout boxes (RBX), digital data fibers, water cooling pipes). Space and electronics cooling constraints restrict the increase in channel count to no more than 3 or 4 times the current number. Current readout boxes dissipate roughly 100W of power. The power budget goal for the upgraded electronics is ~200W. The higher power chips (e.g. FPGAs and transmitter chips) will be put on boards that will have better thermal coupling to the existing RBX cooling plate. The upgrade designs being investigated form HCAL towers in several different concepts: 1) optically ganging together fibers from the tile layers to form tower depths (ODU -optical decoder unit), 2) presenting individual fibers from a layer to a photo-sensor and electrically ganging the signal to form towers (EDU -electrical decoder unit), or 3) presenting a partial set of fibers from a depth segment to a photo-sensor and electrically summing several photo-sensors to form the complete depth segment (EODU -electrical optical decoder unit). Figure 2 shows the prototype design of the EODU.
The photo-sensor technology that is being studied to replace the Hybrid Photodiode in the HCAL is the Silicon PMT (SiPM). These solid-state devices are basically micro-pixilated Geiger mode APDs. They have high gain (10 6 ), high quantum efficiency (~20%), excellent time resolution, small form factor, can operate in a high magnetic field, can work at room temperature, and can function with a relatively low bias voltage (50-90 V). There are several candidate devices that are promising. For the EDU concept, the Hamamatsu 4.5k cells/mm2 pixel Multi-Pixel Photon Counter (MPPC) [4] , the Zecotek 15k cells/mm2 Micro-Pixel Avalanche Photo Diodes (MAPD) [5] , and the KETEK 4.5k cells/mm2 device [6] look promising. For the ODUs, Zecotek and Hamamatsu have candidate devices as do FBK-IRST (2.5k cells/mm2) [7] , KETEK (2.5k cells/mm2) [8] , CPTA (7k cells/mm2) [9] , and NDL (10k cells/mm2) [8] . Figure 3 shows a readout module that was used in a beam test at CERN in July. Each SiPM sees 4 fibers that are mapped according to the optical decoder unit section (the black unit being held on the left side of figure 3a). Radiation studies have been performed on most of the SiPMs under consideration. In addition to total dose effects, which show up as an increase in noise counts, the nuclear counter effect has been studied. But unlike an APD nuclear counter event which affects the entire device, the single-pixel hits on a SiPM with 10k pixels is not a serious issue. The apparent decrease in gain as a function of accumulated dose radiation effects seen in earlier studies have been attributed to changes in the over-voltage operating point of the device. Re-calibrating the device should reduce this problem.
SiPM gains vary with temperature on the order of 4%-8% per o C. Peltier coolers will be used to maintain thermal stability of the system. The Peltier system with a slow control feedback loop has been used in a beam test and has been shown to be stable to within 0.1 o C.
The current from the SiPMs is then sent to a custom ADC. One ADC option that is being investigated is an upgraded version of the Charge Integrating and Encoding (QIE) [10] ASIC that is currently used for HCAL. The upgraded QIE is a piece-wise linear, dead-timeless ADC that covers an effective dynamic range of 100,000 (16- 
bits by use of a nonlinear response function that is tuned to the calorimeter response. The upgraded chip has a factor of 10 more dynamic range and 1-bit more sensitivity than the current QIE. An additional 2-bits are used to identify the integration capacitor in the 4-stage pipeline. In addition to ADC information, the QIE will generate 5-6 bits of TDC providing 1-2ns timing resolution. Also the chip will provide a level to indicate when the input pulse goes above a programmable threshold. This level will be sent to an FPGA to provide pulse width information. The QIE will have a programmable adjustment for the phase of its integration clock and will synchronize and re-phase the digital data going to the FPGA. The QIE will be fabricated in the AMS 0.35 µm SiGe bi-CMOS process. The advantage of the SiGe processes is the higher radiation tolerance of the bipolar transistors. [11] The QIE data can either go directly to the serializer or to an FPGA before going to the serializer. The FPGA can collect, re-phase, reduce redundant data from multiple QIEs, and do simple error checking. It can also be programmed to provide additional information, such as the pulse width. The data then will be sent to the Gigabit Bi-directional Transceiver chips [12] which will drive 120-bits of 8-bit/10-bit encoded data (82-bits of HCAL user-data) onto the fibers at 4.8 Gb/s. Since the number of installed links is limited, the majority of fibers will be used as up-links. A dual optical transmitter using VCSELs that is being developed for LHCb [13] is ideal for the HCAL needs.
Slow controls will also be done via GBT opto-links, with 1 uplink and 1 downlink for front-end communication. The clock, SiPM bias voltages, Peltier Cooler voltages, front-end board voltages, and QIE integration phase adjustment will be downloaded. SiPM leakage current, front-end board voltage read-back, SiPM board and front-end card temperatures will be sent on the uplink.
The back-end data collection will be done with a µTCA based system, which will receive 4.8 Gbps data, generate crate trigger primitives that are passed to the Level-1 trigger, and hold the pipelined data for possible read-out by the DAQ. New µTCA data/trigger boards and data hubs have already been developed [14, 15] . Parasitic operation with the new backend readout electronics will be exercised during physics running in 2012.
Upgrade Timeline
The upgrade to the HCAL electronics will be staged. During the LS1 shutdown, the backend µTCA readout will be installed. This will allow full commissioning of the back-end well in advance of any front-end changes. The HB/HE frontend upgrade will occur in LS2, although some electronics may be installed earlier if there is a shutdown opportunity. HCAL has already gained operational experience with SiPMs in some RBXs that were installed in May 2009 in the HO region. The entire HO will be upgraded to SiPMs in LS1 [16] , so there will be extensive operational experience before the HB/HE SiPM upgrade.
CERN beam tests in July and October 2011 have given very promising results (see Fig. 4 ). Additional studies of single layer readout are providing information for simulations to better understand the electrical ganging to optimize the energy resolution. It is expected that by the end of 2011, at least one candidate device which satisfies the HCAL requirements will be identified.
Summary
An electronics upgrade of the CMS HCAL detector that replaces HPDs with SiPMs is being studied. This upgrade will provide additional depth segmentation information and will improve the detector performance at high luminosity. SiPMs in beam tests and in the HO region of the CMS detector have shown promising results. A planned µTCA backend upgrade will be installed and commissioned in LS1. The front-end electronics upgrade R&D path is on track for installation during the LS2 shutdown.
